Recent Topics on Modeling of Semiconductor Processes, Devices, and Circuits

Volume 1


Rasit O. Topaloglu

DOI: 10.2174/97816080507411110101
eISBN: 978-1-60805-074-1, 2011
ISBN: 978-1-60805-695-8

Indexed in: Scopus, EBSCO.

The last couple of years have been very busy for the semiconductor industry and researchers. The rapid speed of production channel len...[view complete introduction]
US $
Buy Personal eBook
Order Library eBook
Order Printed Copy
Order PDF + Printed Copy (Special Offer)

*(Excluding Mailing and Handling)

🔒Secure Checkout Personal information is secured with SSL technology
Download Flyer

Compact Modeling of Engineered Strain

- Pp. 81-119 (39)

Richard Q. Williams


Engineered strain, or the inclusion of Ultra Large-Scale Integration (ULSI) process technology that intentionally modifies channel strain in a metal-oxide-semiconductor field-effect transistor (MOSFET), is now a common component of high-performance logic chips. Beneficial channel strain physically deforms the crystal lattice and alters the crystal energy band structure, enhancing carrier transport. This transport enhancement can be a significant contributor to the performance uplift in a ULSI technology node-to-node transition. </p> <p> A side effect of engineered strain is that the physical mechanisms that introduce strain in a MOSFET are affected by the types and dimensions of the physical structures in the MOSFET’s immediate vicinity. Analysis of strain layout dependency is in general a complex three-dimensional problem, however it can be reduced to compact model-compatible form so that circuit designers can evaluate its impact on circuit response. This chapter reviews recent technology, physics, characterization techniques, modeling approaches, and simulation literature in the field of engineered strain compact modeling.

Purchase Chapter  Book Details


Webmaster Contact: Copyright © 2019 Bentham Science